

Crawford Maunu PLLC 651-686-6633

Inventor(s): SHAEFFER et al. Docket No.: STFD.005PA Serial No: 09/310,598

1/4

FIG.1
RECEIVER BLOCK DIAGRAM





FIG.2
TRANSMITTER BLOCK DIAGRAM




Inventor(s): SHAEFFER et al. Docket No.: STFD.005PA Serial No: 09/310,598


2/4



TIME-INTERLEAVED RECEIVER ARCHITECTURE. THE TIMING CONTROLLER REGULATES AND THE BASEBAND PROCESSING. IT ALSO CONTROLS THE MEMORY IN PERFORMING THE RECEIVER OPERATION BETWEEN THE ANALOG RECEIVER FRONT-END CIRCUITRY TIME-INTERLEAVING READ/WRITE OPERATIONS.




THE TRANSMITTER OPERATION BETWEEN THE ANALOG TRANSMITTER FRONT-END CIRCUITRY TIME-INTERLEAVED TRANSMITTER ARCHITECTURE. THE TIMING CONTROLLER REGULATES AND THE BASEBAND PROCESSING. IT ALSO REGULATES THE MEMORY IN PERFORMING TIME-INTERLEAVING READ/WRITE OPERATIONS



Crawford Maunu PLLC 651-686-6633

Inventor(s): SHAEFFER et al. Docket No.: STFD.005PA Serial No: 09/310,598

3/4





Crawford Maunu PLLC 651-686-6633

Inventor(s): SHAEFFER et al. Docket No.: STFD.005PA Serial No: 09/310,598

4/4






FIG.7a




FIG.7b




FIG.7c

14						14
7/	GUARD	ANALOG			ANALOG	7/
47	PERIOD	ON	ON	PERIOD	ON	4
//			//			

FIG.7d

9/-	GUARD	ANALOG	DIGITAL	GUARD	ANALOG	47
14	PERIOD	ON	ON	PERIOD	ON	14
7/			ONE CYCLE -			7/